Abstract-An intrinsic small signal equivalent circuit model of Cylindrical/Surrounded gate MOSFET is proposed. Admittance parameters of the device are extracted from circuit analysis and intrinsic circuit elements are presented in terms of real and imaginary parts of the admittance parameters. S parameters are then evaluated and justified with the simulated data extracted from 3D device simulation.
I. INTRODUCTION
The designing of the analog and digital integrated circuits requires an authentic device model, which is an important tool to carry out high-speed digital applications.
A large-signal model should be used which will describe the active device over the whole operating range from dc to tera hertz region. The most suitable method to examine a MOSFET at high frequencies involves S-parameter measurements [1] . For the characterization of the broadband behavior of a MOSFET device, measurements have to be performed at many bias settings over the frequency range of interest, as the electrical properties of MOSFET strongly depend on the applied gate bias and drain to source bias. This enormous amount of Sparameter data of a single MOSFET can be reduced to a set of fifteen frequency-independent variables using an equivalent circuit of physically meaningful elements. Several commercially available programs exist which optimize some or all of these fifteen parameters [2] , although in general the measured S-parameter data are approximated in an acceptable manner by these methods and the resulting element values depend on the starting values and may differ considerably from their actual physical values [1] [2] [3] . The analytical methods [4] [5] [6] [7] on the other hand allow us to extract the equivalent circuit parameters in a straightforward manner. The most favorable extraction method was originally proposed by Minasian et al. [7] and was later modified by Dambrine et.al [5] and Berroth & Bosch [6] . This method first extracted the series and shunt parasitic elements of the device by measuring the S parameters under suitable passive modes of its operations. Once these parasitic elements are carefully determined, the S-parameters are then measured under active mode of device operation. These are then successively transformed into Z and Yparameters. In the present analysis, a similar equivalent circuit model has been extended for CGT/SGT MOSFET [8, 9] where the Y parameters are analytically calculated from the equivalent circuit and then S parameters are extracted from that. The advantage of CGT/SGT MOSFET is that it allows excellent control of the charges over the channel thus controlling the scaling limitations caused due to the short channel effects (SCEs), there by increasing the device performances. In CGT/SGT MOSFET design as shown in Fig. 1 . the source, drain and gate are arranged vertically and the sidewalls of the pillar are used as the channel region due to which the structure has a large effective channel width even in a small-occupied area. As a result, the channel length can be adjusted without changing the occupied area of the MOSFET resulting in high packing density.
In this paper, a model with intrinsic equivalent circuit of CGT/SGT MOSFET (Fig. 2) is proposed. Admittance parameters of CGT/SGT MOSFET are solved using circuit analysis and intrinsic circuit elements are presented in terms of real and imaginary part of the admittance parameters. S-parameters and gains are then evaluated over the tera hertz frequency range. The analytical results are compared with S-parameters of CGT/SGT MOSFET and bulk MOSFET evaluated from the device simulator and a good agreement is obtained between model and simulated data which validates our theoretical analysis. Different gains for CGT/SGT MOSFET are compared with bulk MOSFET and found that CGT/SGT architecture gives better gain as compared to bulk MOSFET hence better device efficiency.
II. ANALYTICAL MODELING
The small signal equivalent circuit of CGT/SGT MOSFET consisting of intrinsic device elements is shown in Fig. 2 . Using network analysis techniques, the Y parameters for the simplified circuit model can be derived from 
Using nodal analysis, I 1 and I 2 can be obtained as,
The different Y-parameters can be obtained as follows:
(i) The input admittance Y 11 is defined as
From (3) 
where, Since R gd is very small (6) can be simplified as, 2 2
(ii) Y 12 , the reverse transfer admittance is defined as,
Which on neglecting R gd , Y 12 becomes,
, is defined as forward transfer admittance
(iv) Y 22 , the output admittance is calculated as
which on neglecting R gd the Y 22 becomes
where f is the frequency of operation.
The intrinsic small signal elements such as transconductance g m , drain conductance g d , gate-tosource capacitance C gs and gate-to-drain capacitance C ds are obtained from the dc characteristics of current and charge as a function of applied gate potential V gs and drain potentials V ds . The Poisson's equation is solved using unified charge control model, [11, 12] to obtained the expressions for current, I ds and total inversion charge,
where s Q and d Q are the charges at the source end and drain end respectively, Q represents the mobile charge sheet density per unit area, q is the electronic charge, µ is the effective mobility of the electrons, L is the channel length, 2 R π is the device width and R is the radius of the device. The transconductance g m and drain conductance g d are defined as
where
The capacitances C gs gate-to-source and C gd gate-todrain [13] is defined as
where, j = d and s Similarly C ds drain-to-source capacitance is defined as
where G Q and Q D is the charge stored in the gate region and drain region respectively and Q G defined as
Q D calculated using Ward's channel charge partitioning scheme [14] where Tol Q is the total inversion charge and ox Q is the total oxide fixed charge at the oxide-silicon interface and can be neglected. For short channel devices resistance R i [15] is given as
where, sat v is saturation velocity of mobile electrons.
Transit time, τ is defined as the time taken by the electrons to cross the length of the channel in the velocity-saturated region and in general decides the speed of the device [16] .
unity gain cut-off frequency f t is the figure of merit and defined as the frequency at which the current gain (in dB) of the device becomes unity and is given as ( )
Substituting the above values from (22) to (28) in (9) (12) (15) and (18) (1 )(1 )
and 50 o Z = Ω , characteristics impedance at each port.
III. GAINS
Power gains play an important role in designing of an amplifier in microwave frequency range.
(1) Unilateral Power gain (U T ) is the maximum available power gain when the two-ports are simultaneously matched and the two feedback parameters have been neutralized.
Unilateral power Gain (U T ) is expressed as [18] 
k is stability factor defined as 
S S S S
This gain is the highest possible gain that can be achieved by an active port. The frequency where the unilateral gain becomes unity defines the boundary between an active and a passive network and is known as maximum frequency of oscillation.
It determines the stability of the device or its resistance to oscillations.
[k>1] and [∆<1] forms the primary condition for the device to be stable. Higher is the frequency up to which the device is stable (i.e. k>1), more will be the device suitable for Low noise amplifier and RF applications.
(2) Maximum Stable power gain (Gms) [19, 20] given as 21 
12
S Gms S =
This is the gain that can be achieved by resistively loading the two-port such that the stability factor (k) is unity and then simultaneously matching the input and output ports. For conditionally stable two-ports, the maximum stable gain, Gms is an upper limit to power gain that can only be achieved when the input and output mismatch is reduced. If a simultaneous conjugate match is attempted, the two port will oscillate if k<1. 
IV. VERIFICATION WITH SIMULATED RESULTS

AND DISCUSSION
In this section, the proposed intrinsic equivalent circuit model is used to extract the S-parameters and then the corresponding gains of CGT/SGT MOSFET. The analysis of CGT/SGT MOSFET has been carried out for a channel length L=50 nm, device radius R=10 nm, oxide thickness t ox =2. 5 21 Forward transmission Coefficient and S 22 output reflection coefficient) both in real and imaginary form as a function of frequency ranging from 1 GHz to 1000 GHz range.
These parameters are calculated analytically using intrinsic equivalent circuit model and then compared with the results obtained from 3-D device simulation at V gs =0.5 V & V gs =1 V and a drain bias of V ds =0.5 V. A good agreement is obtained between the simulated and analytical results for both the gate bias. Fig. 3(a) and Fig. 3(b) show the variation of real and imaginary part of input reflection coefficient as a function of frequency respectively. And inset of both the figures shows the comparison between the bulk-MOSFET and CGT/SGT MOSFET in terms of real and imaginary input reflection coefficients. From the inset figure it is observed that for CGT/SGT MOSFET the input reflection coefficient remains constant as compared to the bulk one. Which implies that due to the incorporation of cylindrical architecture the CGT/SGT MOSFET is better as compared to the bulk one. Fig. 4(a) and Fig. 4(b) show the variation of real and imaginary part of Reverse transmission coefficient as a function of frequency. And inset of both the figures shows the comparison between the bulk-MOSFET and CGT/SGT MOSFET in terms of real and imaginary reverse transmission coefficients. From the figure it is analyzed that reverse transmission coefficient for CGT/SGT MOSFET is very less as compared to bulk one, which is most desirable for better device performances. And a good matching between the analytical and simulated data validates the model. Fig. 7 shows the variation of Unilateral power gain (U T ) as a function of frequency upto 1 THz, at a constant drain bias V ds =0.5 V and gate bias of V gs =0.5 V & V gs =1 V. It is defined as the highest possible gain that an active port can achieve. The manufacturers commonly know this as high power high gain capability of the device. Unilateral power gain is obtained using Eq. (34). From the figure, it is observed that there is an exponential decrease in the unilateral power gain as the frequency increases. By extrapolating the curve of unilateral power gain f max is obtained, which comes out to be around 250 GHz. f max is known as the maximum frequency of oscillation at which unilateral power gain become unity or 1dB. A good matching between the simulated results with the analytical data validates the model. Fig. 8 indicates the variation of Maximum stable power gain (Gms) with respect to frequency upto 1 THz. Gms is a figure of merit (FOM) defined as highest value of power-gain, achieved before the instability is occurred, i.e., at k=1. Maximum stable power gain, Gms is an important parameter used for low noise amplifier designing (LNA). The maximum stable power gain, Gms predicts the input and output mismatch, and it is found that, as the frequency increases, the input and output mismatch decreases. Thus, a simultaneous conjugate match has been obtained in the analysis. A good agreement between the analytical model and simulated data is obtained. 
V. CONCLUSIONS
An intrinsic circuit model for CGT/SGT MOSFET has been proposed from where microwave characteristics in terms of scattering parameters (S 11 Input reflection coefficient, S 12 Reverse transmission Coefficient, S 21 Forward transmission Coefficient and S 22 output reflection coefficient) and power gains in terms of unilateral power gain, Maximum Unilateral transducer power gain and maximum stable gain have been obtained. The model results so obtained are then compared with bulk MOSFET. And found that CGT/SGT device has better device performance in terms of S parameters. Also the results show that the circuit is useful in microwave applications. This circuit can be used for high frequency performances and to improve the device performance through proper designing and optimization of the structure itself. Improvement in the CGT/SGT MOSFET as compared to bulk MOSFETs concluded that cylindrical /surrounded architecture has a better gate control as compared to bulk MOSFET. Calculated modeled results of S parameters are found to be in good agreement with the results obtained from the 3D device simulator in the tera-hertz frequency range and which validates the model.
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